234 lines
19 KiB
Plaintext
234 lines
19 KiB
Plaintext
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
|
|
-------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
|
|
| Date : Tue Jan 11 11:43:34 2022
|
|
| Host : LAPTOP-6KRNTV69 running 64-bit Ubuntu 20.04 LTS
|
|
| Command : report_clock_utilization -file VGA_top_clock_utilization_routed.rpt
|
|
| Design : VGA_top
|
|
| Device : 7z010-clg400
|
|
| Speed File : -1 PRODUCTION 1.12 2019-11-22
|
|
| Design State : Routed
|
|
-------------------------------------------------------------------------------------
|
|
|
|
Clock Utilization Report
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. Clock Primitive Utilization
|
|
2. Global Clock Resources
|
|
3. Global Clock Source Details
|
|
4. Clock Regions: Key Resource Utilization
|
|
5. Clock Regions : Global Clock Summary
|
|
6. Device Cell Placement Summary for Global Clock g0
|
|
7. Device Cell Placement Summary for Global Clock g1
|
|
8. Device Cell Placement Summary for Global Clock g2
|
|
9. Clock Region Cell Placement per Global Clock: Region X0Y0
|
|
10. Clock Region Cell Placement per Global Clock: Region X1Y0
|
|
11. Clock Region Cell Placement per Global Clock: Region X1Y1
|
|
|
|
1. Clock Primitive Utilization
|
|
------------------------------
|
|
|
|
+----------+------+-----------+-----+--------------+--------+
|
|
| Type | Used | Available | LOC | Clock Region | Pblock |
|
|
+----------+------+-----------+-----+--------------+--------+
|
|
| BUFGCTRL | 3 | 32 | 0 | 0 | 0 |
|
|
| BUFH | 0 | 48 | 0 | 0 | 0 |
|
|
| BUFIO | 0 | 8 | 0 | 0 | 0 |
|
|
| BUFMR | 0 | 4 | 0 | 0 | 0 |
|
|
| BUFR | 0 | 8 | 0 | 0 | 0 |
|
|
| MMCM | 1 | 2 | 0 | 0 | 0 |
|
|
| PLL | 0 | 2 | 0 | 0 | 0 |
|
|
+----------+------+-----------+-----+--------------+--------+
|
|
|
|
|
|
2. Global Clock Resources
|
|
-------------------------
|
|
|
|
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+--------------------+--------------------------+--------------------------------+
|
|
| Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
|
|
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+--------------------+--------------------------+--------------------------------+
|
|
| g0 | src0 | BUFG/O | None | BUFGCTRL_X0Y16 | n/a | 3 | 327 | 0 | 8.000 | sys_clk_pin | H125MHz_IBUF_BUFG_inst/O | H125MHz_IBUF_BUFG |
|
|
| g1 | src1 | BUFG/O | None | BUFGCTRL_X0Y0 | n/a | 3 | 79 | 0 | 40.000 | clk_out1_clk_wiz_0 | U0/inst/clkout1_buf/O | U0/inst/clk_out1 |
|
|
| g2 | src2 | BUFG/O | None | BUFGCTRL_X0Y1 | n/a | 1 | 1 | 0 | 40.000 | clkfbout_clk_wiz_0 | U0/inst/clkf_buf/O | U0/inst/clkfbout_buf_clk_wiz_0 |
|
|
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+--------------------+--------------------------+--------------------------------+
|
|
* Clock Loads column represents the clock pin loads (pin count)
|
|
** Non-Clock Loads column represents the non-clock pin loads (pin count)
|
|
|
|
|
|
3. Global Clock Source Details
|
|
------------------------------
|
|
|
|
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------+--------------------------------+----------------------------+
|
|
| Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
|
|
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------+--------------------------------+----------------------------+
|
|
| src0 | g0 | IBUF/O | IOB_X0Y78 | IOB_X0Y78 | X1Y1 | 1 | 0 | 8.000 | sys_clk_pin | H125MHz_IBUF_inst/O | H125MHz_IBUF |
|
|
| src1 | g1 | MMCME2_ADV/CLKOUT0 | None | MMCME2_ADV_X0Y0 | X1Y0 | 1 | 0 | 40.000 | clk_out1_clk_wiz_0 | U0/inst/mmcm_adv_inst/CLKOUT0 | U0/inst/clk_out1_clk_wiz_0 |
|
|
| src2 | g2 | MMCME2_ADV/CLKFBOUT | None | MMCME2_ADV_X0Y0 | X1Y0 | 1 | 0 | 40.000 | clkfbout_clk_wiz_0 | U0/inst/mmcm_adv_inst/CLKFBOUT | U0/inst/clkfbout_clk_wiz_0 |
|
|
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------+--------------------------------+----------------------------+
|
|
* Clock Loads column represents the clock pin loads (pin count)
|
|
** Non-Clock Loads column represents the non-clock pin loads (pin count)
|
|
|
|
|
|
4. Clock Regions: Key Resource Utilization
|
|
------------------------------------------
|
|
|
|
+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|
|
| | Global Clock | BUFRs | BUFMRs | BUFIOs | MMCM | PLL | GT | PCI | ILOGIC | OLOGIC | FF | LUTM | RAMB18 | RAMB36 | DSP48E2 |
|
|
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
|
|
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
|
|
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
|
|
| X0Y0 | 2 | 12 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 46 | 1100 | 16 | 400 | 1 | 20 | 7 | 10 | 0 | 20 |
|
|
| X1Y0 | 3 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 213 | 1100 | 79 | 350 | 3 | 40 | 11 | 20 | 0 | 20 |
|
|
| X0Y1 | 0 | 12 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1100 | 0 | 400 | 0 | 20 | 0 | 10 | 0 | 20 |
|
|
| X1Y1 | 2 | 12 | 0 | 4 | 0 | 2 | 0 | 4 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 50 | 0 | 50 | 92 | 1100 | 12 | 350 | 0 | 40 | 0 | 20 | 0 | 20 |
|
|
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
|
|
* Global Clock column represents track count; while other columns represents cell counts
|
|
|
|
|
|
5. Clock Regions : Global Clock Summary
|
|
---------------------------------------
|
|
|
|
All Modules
|
|
+----+----+----+
|
|
| | X0 | X1 |
|
|
+----+----+----+
|
|
| Y1 | 0 | 2 |
|
|
| Y0 | 2 | 3 |
|
|
+----+----+----+
|
|
|
|
|
|
6. Device Cell Placement Summary for Global Clock g0
|
|
----------------------------------------------------
|
|
|
|
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-------------------+
|
|
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net |
|
|
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-------------------+
|
|
| g0 | BUFG/O | n/a | sys_clk_pin | 8.000 | {0.000 4.000} | 299 | 0 | 1 | 0 | H125MHz_IBUF_BUFG |
|
|
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-------------------+
|
|
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
|
|
** IO Loads column represents load cell count of IO types
|
|
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
|
|
**** GT Loads column represents load cell count of GT types
|
|
|
|
|
|
+----+-----+------+-----------------------+
|
|
| | X0 | X1 | HORIZONTAL PROG DELAY |
|
|
+----+-----+------+-----------------------+
|
|
| Y1 | 0 | 57 | 0 |
|
|
| Y0 | 35 | 208 | 0 |
|
|
+----+-----+------+-----------------------+
|
|
|
|
|
|
7. Device Cell Placement Summary for Global Clock g1
|
|
----------------------------------------------------
|
|
|
|
+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+------------------+
|
|
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net |
|
|
+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+------------------+
|
|
| g1 | BUFG/O | n/a | clk_out1_clk_wiz_0 | 40.000 | {0.000 20.000} | 79 | 0 | 0 | 0 | U0/inst/clk_out1 |
|
|
+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+------------------+
|
|
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
|
|
** IO Loads column represents load cell count of IO types
|
|
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
|
|
**** GT Loads column represents load cell count of GT types
|
|
|
|
|
|
+----+-----+-----+-----------------------+
|
|
| | X0 | X1 | HORIZONTAL PROG DELAY |
|
|
+----+-----+-----+-----------------------+
|
|
| Y1 | 0 | 35 | 0 |
|
|
| Y0 | 21 | 23 | 0 |
|
|
+----+-----+-----+-----------------------+
|
|
|
|
|
|
8. Device Cell Placement Summary for Global Clock g2
|
|
----------------------------------------------------
|
|
|
|
+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
|
|
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net |
|
|
+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
|
|
| g2 | BUFG/O | n/a | clkfbout_clk_wiz_0 | 40.000 | {0.000 20.000} | 0 | 0 | 1 | 0 | U0/inst/clkfbout_buf_clk_wiz_0 |
|
|
+-----------+-----------------+-------------------+--------------------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
|
|
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
|
|
** IO Loads column represents load cell count of IO types
|
|
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
|
|
**** GT Loads column represents load cell count of GT types
|
|
|
|
|
|
+----+----+----+-----------------------+
|
|
| | X0 | X1 | HORIZONTAL PROG DELAY |
|
|
+----+----+----+-----------------------+
|
|
| Y1 | 0 | 0 | 0 |
|
|
| Y0 | 0 | 1 | 0 |
|
|
+----+----+----+-----------------------+
|
|
|
|
|
|
9. Clock Region Cell Placement per Global Clock: Region X0Y0
|
|
------------------------------------------------------------
|
|
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
|
|
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net |
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
|
|
| g0 | n/a | BUFG/O | None | 35 | 0 | 25 | 0 | 8 | 0 | 0 | 0 | 0 | 0 | H125MHz_IBUF_BUFG |
|
|
| g1 | n/a | BUFG/O | None | 21 | 0 | 21 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | U0/inst/clk_out1 |
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
|
|
* Clock Loads column represents the clock pin loads (pin count)
|
|
** Non-Clock Loads column represents the non-clock pin loads (pin count)
|
|
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
|
|
|
|
|
|
10. Clock Region Cell Placement per Global Clock: Region X1Y0
|
|
-------------------------------------------------------------
|
|
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------+
|
|
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net |
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------+
|
|
| g0 | n/a | BUFG/O | None | 208 | 0 | 190 | 0 | 14 | 0 | 0 | 1 | 0 | 0 | H125MHz_IBUF_BUFG |
|
|
| g1 | n/a | BUFG/O | None | 23 | 0 | 23 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | U0/inst/clk_out1 |
|
|
| g2 | n/a | BUFG/O | None | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | U0/inst/clkfbout_buf_clk_wiz_0 |
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------+
|
|
* Clock Loads column represents the clock pin loads (pin count)
|
|
** Non-Clock Loads column represents the non-clock pin loads (pin count)
|
|
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
|
|
|
|
|
|
11. Clock Region Cell Placement per Global Clock: Region X1Y1
|
|
-------------------------------------------------------------
|
|
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
|
|
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net |
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
|
|
| g0 | n/a | BUFG/O | None | 57 | 0 | 57 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | H125MHz_IBUF_BUFG |
|
|
| g1 | n/a | BUFG/O | None | 35 | 0 | 35 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | U0/inst/clk_out1 |
|
|
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
|
|
* Clock Loads column represents the clock pin loads (pin count)
|
|
** Non-Clock Loads column represents the non-clock pin loads (pin count)
|
|
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
|
|
|
|
|
|
|
|
# Location of BUFG Primitives
|
|
set_property LOC BUFGCTRL_X0Y1 [get_cells U0/inst/clkf_buf]
|
|
set_property LOC BUFGCTRL_X0Y0 [get_cells U0/inst/clkout1_buf]
|
|
set_property LOC BUFGCTRL_X0Y16 [get_cells H125MHz_IBUF_BUFG_inst]
|
|
|
|
# Location of IO Primitives which is load of clock spine
|
|
|
|
# Location of clock ports
|
|
set_property LOC IOB_X0Y78 [get_ports H125MHz]
|
|
|
|
# Clock net "U0/inst/clk_out1" driven by instance "U0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
|
|
#startgroup
|
|
create_pblock {CLKAG_U0/inst/clk_out1}
|
|
add_cells_to_pblock [get_pblocks {CLKAG_U0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U0/inst/clk_out1"}]]]
|
|
resize_pblock [get_pblocks {CLKAG_U0/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
|
|
#endgroup
|
|
|
|
# Clock net "H125MHz_IBUF_BUFG" driven by instance "H125MHz_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
|
|
#startgroup
|
|
create_pblock {CLKAG_H125MHz_IBUF_BUFG}
|
|
add_cells_to_pblock [get_pblocks {CLKAG_H125MHz_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=U0/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="H125MHz_IBUF_BUFG"}]]]
|
|
resize_pblock [get_pblocks {CLKAG_H125MHz_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
|
|
#endgroup
|