42 lines
1.5 KiB
Plaintext
42 lines
1.5 KiB
Plaintext
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
|
|
---------------------------------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec 6 23:38:27 MST 2018
|
|
| Date : Tue Nov 30 12:44:25 2021
|
|
| Host : irb121-02-w running 64-bit major release (build 9200)
|
|
| Command : report_drc -file VGA_top_drc_routed.rpt -pb VGA_top_drc_routed.pb -rpx VGA_top_drc_routed.rpx
|
|
| Design : VGA_top
|
|
| Device : xc7z010clg400-1
|
|
| Speed File : -1
|
|
| Design State : Fully Routed
|
|
---------------------------------------------------------------------------------------------------------------
|
|
|
|
Report DRC
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. REPORT SUMMARY
|
|
2. REPORT DETAILS
|
|
|
|
1. REPORT SUMMARY
|
|
-----------------
|
|
Netlist: netlist
|
|
Floorplan: design_1
|
|
Design limits: <entire design considered>
|
|
Ruledeck: default
|
|
Max violations: <unlimited>
|
|
Violations found: 1
|
|
+--------+----------+--------------------+------------+
|
|
| Rule | Severity | Description | Violations |
|
|
+--------+----------+--------------------+------------+
|
|
| ZPS7-1 | Warning | PS7 block required | 1 |
|
|
+--------+----------+--------------------+------------+
|
|
|
|
2. REPORT DETAILS
|
|
-----------------
|
|
ZPS7-1#1 Warning
|
|
PS7 block required
|
|
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
|
|
Related violations: <none>
|
|
|
|
|