93 lines
3.4 KiB
XML
93 lines
3.4 KiB
XML
<?xml version="1.0" encoding="UTF-8"?>
|
|
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1638272560">
|
|
<File Type="PA-TCL" Name="VGA_top.tcl"/>
|
|
<File Type="RDS-PROPCONSTRS" Name="VGA_top_drc_synth.rpt"/>
|
|
<File Type="REPORTS-TCL" Name="VGA_top_reports.tcl"/>
|
|
<File Type="RDS-RDS" Name="VGA_top.vds"/>
|
|
<File Type="RDS-UTIL" Name="VGA_top_utilization_synth.rpt"/>
|
|
<File Type="RDS-UTIL-PB" Name="VGA_top_utilization_synth.pb"/>
|
|
<File Type="RDS-DCP" Name="VGA_top.dcp"/>
|
|
<File Type="VDS-TIMINGSUMMARY" Name="VGA_top_timing_summary_synth.rpt"/>
|
|
<File Type="VDS-TIMING-PB" Name="VGA_top_timing_summary_synth.pb"/>
|
|
<FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
|
|
<Filter Type="Srcs"/>
|
|
<File Path="$PSRCDIR/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci">
|
|
<FileInfo>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="implementation"/>
|
|
<Attr Name="UsedIn" Val="simulation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<File Path="$PSRCDIR/sources_1/new/Diviseur.vhd">
|
|
<FileInfo>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="simulation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<File Path="$PPRDIR/../../../../../Downloads/VGA Game 2017 V1-20211109/GeneRGB_V1.vhd">
|
|
<FileInfo>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="simulation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<File Path="$PPRDIR/../../../../../Downloads/VGA Game 2017 V1-20211109/GeneSync.vhd">
|
|
<FileInfo>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="simulation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<File Path="$PSRCDIR/sources_1/new/Gene_Position.vhd">
|
|
<FileInfo>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="simulation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<File Path="$PSRCDIR/sources_1/new/Gene_Snake.vhd">
|
|
<FileInfo>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="simulation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<File Path="$PPRDIR/../../../../../Downloads/VGA Game 2017 V1-20211109/VGA_top.vhd">
|
|
<FileInfo>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="simulation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<File Path="$PSRCDIR/sources_1/new/Gene_Balle.vhd">
|
|
<FileInfo>
|
|
<Attr Name="AutoDisabled" Val="1"/>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="simulation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<Config>
|
|
<Option Name="DesignMode" Val="RTL"/>
|
|
<Option Name="TopModule" Val="VGA_top"/>
|
|
<Option Name="TopAutoSet" Val="TRUE"/>
|
|
</Config>
|
|
</FileSet>
|
|
<FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
|
|
<Filter Type="Constrs"/>
|
|
<File Path="$PPRDIR/../../../../../Downloads/VGA Game 2017 V1-20211109/ZYBO_Master.xdc">
|
|
<FileInfo>
|
|
<Attr Name="UsedIn" Val="synthesis"/>
|
|
<Attr Name="UsedIn" Val="implementation"/>
|
|
</FileInfo>
|
|
</File>
|
|
<Config>
|
|
<Option Name="ConstrsType" Val="XDC"/>
|
|
</Config>
|
|
</FileSet>
|
|
<FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
|
|
<Filter Type="Utils"/>
|
|
<Config>
|
|
<Option Name="TopAutoSet" Val="TRUE"/>
|
|
</Config>
|
|
</FileSet>
|
|
<Strategy Version="1" Minor="2">
|
|
<StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
|
|
<Step Id="synth_design"/>
|
|
</Strategy>
|
|
</GenRun>
|