This commit is contained in:
leo 2022-05-23 14:12:52 +02:00
parent 496f76fd82
commit 26bc29050c
Signed by: leo
GPG Key ID: 0DD993BFB2B307DB
10 changed files with 11103 additions and 9 deletions

3
.gitignore vendored Normal file
View File

@ -0,0 +1,3 @@
\#auto_saved_files\#
CO2_sense_v2-backups/
fp-info-cache

75
CO2_sense_v2.kicad_prl Normal file
View File

@ -0,0 +1,75 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "",
"auto_track_width": true,
"hidden_nets": [],
"high_contrast_mode": 0,
"net_color_mode": 1,
"opacity": {
"pads": 1.0,
"tracks": 1.0,
"vias": 1.0,
"zones": 0.6
},
"ratsnest_display_mode": 0,
"selection_filter": {
"dimensions": true,
"footprints": true,
"graphics": true,
"keepouts": true,
"lockedItems": true,
"otherItems": true,
"pads": true,
"text": true,
"tracks": true,
"vias": true,
"zones": true
},
"visible_items": [
0,
1,
2,
3,
4,
5,
8,
9,
10,
11,
12,
13,
14,
15,
16,
17,
18,
19,
20,
21,
22,
23,
24,
25,
26,
27,
28,
29,
30,
32,
33,
34,
35,
36
],
"visible_layers": "fffffff_ffffffff",
"zone_display_mode": 0
},
"meta": {
"filename": "CO2_sense_v2.kicad_prl",
"version": 3
},
"project": {
"files": []
}
}

View File

@ -22,40 +22,305 @@
}, },
"track_widths": [], "track_widths": [],
"via_dimensions": [] "via_dimensions": []
} },
"layer_presets": []
}, },
"boards": [], "boards": [],
"cvpcb": {
"equivalence_files": []
},
"erc": {
"erc_exclusions": [],
"meta": {
"version": 0
},
"pin_map": [
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
1,
0,
1,
2
],
[
0,
1,
0,
0,
0,
0,
1,
1,
2,
1,
1,
2
],
[
0,
0,
0,
0,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
0,
2
],
[
1,
1,
1,
1,
1,
0,
1,
1,
1,
1,
1,
2
],
[
0,
0,
0,
1,
0,
0,
1,
0,
0,
0,
0,
2
],
[
0,
2,
1,
2,
0,
0,
1,
0,
2,
2,
2,
2
],
[
0,
2,
0,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
0,
2,
1,
1,
0,
0,
1,
0,
2,
0,
0,
2
],
[
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2,
2
]
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
"pin_not_connected": "error",
"pin_not_driven": "error",
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
"wire_dangling": "error"
}
},
"libraries": { "libraries": {
"pinned_footprint_libs": [], "pinned_footprint_libs": [],
"pinned_symbol_libs": [] "pinned_symbol_libs": []
}, },
"meta": { "meta": {
"filename": "kicad.kicad_pro", "filename": "CO2_sense_v2.kicad_pro",
"version": 1 "version": 1
}, },
"net_settings": { "net_settings": {
"classes": [ "classes": [
{ {
"bus_width": 12.0,
"clearance": 0.2, "clearance": 0.2,
"diff_pair_gap": 0.25, "diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25, "diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2, "diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3, "microvia_diameter": 0.3,
"microvia_drill": 0.1, "microvia_drill": 0.1,
"name": "Default", "name": "Default",
"nets": [], "pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25, "track_width": 0.25,
"via_diameter": 0.8, "via_diameter": 0.8,
"via_drill": 0.4 "via_drill": 0.4,
"wire_width": 6.0
} }
], ],
"meta": { "meta": {
"version": 0 "version": 2
} },
"net_colors": null
}, },
"pcbnew": { "pcbnew": {
"last_paths": {
"gencad": "",
"idf": "",
"netlist": "",
"specctra_dsn": "",
"step": "",
"vrml": ""
},
"page_layout_descr_file": "" "page_layout_descr_file": ""
}, },
"sheets": [], "schematic": {
"annotate_start_num": 0,
"drawing": {
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.375,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.15
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 1
},
"net_format_name": "",
"ngspice": {
"fix_include_paths": true,
"fix_passive_vals": false,
"meta": {
"version": 0
},
"model_mode": 0,
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"subpart_first_id": 65,
"subpart_id_separator": 0
},
"sheets": [
[
"584bb355-be46-4797-908a-d13883066c44",
""
]
],
"text_variables": {} "text_variables": {}
} }

File diff suppressed because it is too large Load Diff

Binary file not shown.

BIN
datasheets/bq25504.pdf Normal file

Binary file not shown.

BIN
datasheets/sluuaa8a.pdf Normal file

Binary file not shown.

View File

@ -0,0 +1,39 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# BQ25504RGTT
#
DEF BQ25504RGTT U 0 40 Y Y 1 L N
F0 "U" -600 1039 50 H V L BNN
F1 "BQ25504RGTT" -600 -1157 50 H V L BNN
F2 "QFN50P300X300X100-17N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
F5 "1mm" 0 0 50 H I L BNN "MAXIMUM_PACKAGE_HIEGHT"
F6 "Texas Instruments" 0 0 50 H I L BNN "MANUFACTURER"
F7 "F" 0 0 50 H I L BNN "PARTREV"
DRAW
S -600 -1000 600 1000 0 0 10 f
X LBST 16 -800 900 200 R 40 40 0 0 I
X OK_HYST 9 -800 -100 200 R 40 40 0 0 I
X OK_PROG 10 -800 -200 200 R 40 40 0 0 I
X OT_PROG 5 -800 -300 200 R 40 40 0 0 I
X VBAT_OV 6 -800 300 200 R 40 40 0 0 I
X VBAT_UV 8 -800 200 200 R 40 40 0 0 I
X VIN_DC 2 -800 800 200 R 40 40 0 0 I
X VOC_SAMP 3 -800 700 200 R 40 40 0 0 I
X VREF_SAMP 4 -800 500 200 R 40 40 0 0 I
X VBAT 14 -800 100 200 R 40 40 0 0 B
X VBAT_OK 11 800 900 200 L 40 40 0 0 O
X VRDIV 7 800 600 200 L 40 40 0 0 O
X VSTOR 15 800 500 200 L 40 40 0 0 O
X VSS_1 1 800 -800 200 L 40 40 0 0 W
X AVSS 12 800 -700 200 L 40 40 0 0 W
X EPAD 17 800 -500 200 L 40 40 0 0 W
X VSS_13 13 800 -900 200 L 40 40 0 0 W
ENDDRAW
ENDDEF
#
# End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,58 @@
(module QFN50P300X300X100-17N (layer F.Cu) (tedit 62850745)
(descr "")
(fp_text reference REF** (at -0.165 -3.24 0) (layer F.SilkS)
(effects (font (size 1.0 1.0) (thickness 0.15)))
)
(fp_text value QFN50P300X300X100-17N (at 9.995 3.24 0) (layer F.Fab)
(effects (font (size 1.0 1.0) (thickness 0.15)))
)
(pad 5 smd roundrect (roundrect_rratio 0.03) (at -0.75 1.435 90.0) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 6 smd roundrect (roundrect_rratio 0.03) (at -0.25 1.435 90.0) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 7 smd roundrect (roundrect_rratio 0.03) (at 0.25 1.435 90.0) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 8 smd roundrect (roundrect_rratio 0.03) (at 0.75 1.435 90.0) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 13 smd roundrect (roundrect_rratio 0.03) (at 0.75 -1.435 90.0) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 14 smd roundrect (roundrect_rratio 0.03) (at 0.25 -1.435 90.0) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 15 smd roundrect (roundrect_rratio 0.03) (at -0.25 -1.435 90.0) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 16 smd roundrect (roundrect_rratio 0.03) (at -0.75 -1.435 90.0) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 1 smd roundrect (roundrect_rratio 0.03) (at -1.435 -0.75) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 2 smd roundrect (roundrect_rratio 0.03) (at -1.435 -0.25) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 3 smd roundrect (roundrect_rratio 0.03) (at -1.435 0.25) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 4 smd roundrect (roundrect_rratio 0.03) (at -1.435 0.75) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 9 smd roundrect (roundrect_rratio 0.03) (at 1.435 0.75) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 10 smd roundrect (roundrect_rratio 0.03) (at 1.435 0.25) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 11 smd roundrect (roundrect_rratio 0.03) (at 1.435 -0.25) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 12 smd roundrect (roundrect_rratio 0.03) (at 1.435 -0.75) (size 0.86 0.26) (layers F.Cu F.Mask F.Paste))
(pad 17 smd rect (at 0.0 0.0) (size 1.68 1.68) (layers F.Cu F.Mask))
(pad 18 thru_hole circle (at 0.0 0.0) (size 0.4 0.4) (drill 0.2) (layers *.Cu))
(pad 19 thru_hole circle (at -0.58 -0.58) (size 0.4 0.4) (drill 0.2) (layers *.Cu))
(pad 20 thru_hole circle (at 0.58 -0.58) (size 0.4 0.4) (drill 0.2) (layers *.Cu))
(pad 22 thru_hole circle (at 0.58 0.58) (size 0.4 0.4) (drill 0.2) (layers *.Cu))
(pad 21 thru_hole circle (at -0.58 0.58) (size 0.4 0.4) (drill 0.2) (layers *.Cu))
(fp_poly
(pts
(xy -0.53 -0.53)
(xy 0.53 -0.53)
(xy 0.53 0.53)
(xy -0.53 0.53)
) (layer F.Paste) (width 0.01)
)
(fp_circle (center -2.475 -0.95) (end -2.375 -0.95) (layer F.SilkS) (width 0.2))
(fp_circle (center -2.475 -0.95) (end -2.375 -0.95) (layer F.Fab) (width 0.2))
(fp_line (start 1.5 1.5) (end -1.5 1.5) (layer F.Fab) (width 0.127))
(fp_line (start 1.5 -1.5) (end -1.5 -1.5) (layer F.Fab) (width 0.127))
(fp_line (start 1.5 1.5) (end 1.5 -1.5) (layer F.Fab) (width 0.127))
(fp_line (start -1.5 1.5) (end -1.5 -1.5) (layer F.Fab) (width 0.127))
(fp_line (start 1.5 1.5) (end 1.2 1.5) (layer F.SilkS) (width 0.127))
(fp_line (start 1.5 -1.5) (end 1.2 -1.5) (layer F.SilkS) (width 0.127))
(fp_line (start -1.5 1.5) (end -1.2 1.5) (layer F.SilkS) (width 0.127))
(fp_line (start -1.5 -1.5) (end -1.2 -1.5) (layer F.SilkS) (width 0.127))
(fp_line (start 1.5 1.5) (end 1.5 1.2) (layer F.SilkS) (width 0.127))
(fp_line (start 1.5 -1.5) (end 1.5 -1.2) (layer F.SilkS) (width 0.127))
(fp_line (start -1.5 1.5) (end -1.5 1.2) (layer F.SilkS) (width 0.127))
(fp_line (start -1.5 -1.5) (end -1.5 -1.2) (layer F.SilkS) (width 0.127))
(fp_line (start -2.115 2.115) (end 2.115 2.115) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.115 -2.115) (end 2.115 -2.115) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.115 2.115) (end -2.115 -2.115) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.115 2.115) (end 2.115 -2.115) (layer F.CrtYd) (width 0.05))
)