synthesis
This commit is contained in:
parent
20556157db
commit
0d98c531a8
1
.gitignore
vendored
1
.gitignore
vendored
@ -1,2 +1,3 @@
|
||||
**/build
|
||||
fusesoc_libraries
|
||||
vivado*.*
|
@ -19,7 +19,7 @@ targets:
|
||||
default: &default
|
||||
filesets:
|
||||
- rtl
|
||||
toplevel: InterfaceMicroprocesseur_SousTest
|
||||
toplevel: InterfaceMicroprocesseur
|
||||
parameters:
|
||||
- clk_freq_hz
|
||||
|
||||
@ -36,4 +36,15 @@ targets:
|
||||
- -fsynopsys
|
||||
run_options:
|
||||
- --wave=waveform.ghw --stop-time=2us
|
||||
parameters:
|
||||
parameters:
|
||||
|
||||
synth:
|
||||
<<: *default
|
||||
description: Synthesize the design
|
||||
default_tool: vivado
|
||||
filesets_append:
|
||||
tools:
|
||||
vivado:
|
||||
part: xc7a35tcpg236-1
|
||||
pnr: none
|
||||
parameters:
|
||||
|
Loading…
x
Reference in New Issue
Block a user