sensible names for components
This commit is contained in:
parent
20efb50dec
commit
9198c9dd9b
@ -244,7 +244,7 @@ BEGIN
|
|||||||
END PROCESS u_5seq_proc;
|
END PROCESS u_5seq_proc;
|
||||||
|
|
||||||
-- Instance port mappings.
|
-- Instance port mappings.
|
||||||
U_2 : FrameReception
|
FrameRec : FrameReception
|
||||||
PORT MAP (
|
PORT MAP (
|
||||||
H => H,
|
H => H,
|
||||||
Lin => LIN,
|
Lin => LIN,
|
||||||
@ -257,7 +257,7 @@ BEGIN
|
|||||||
RecByte_RST => RecByte_RST,
|
RecByte_RST => RecByte_RST,
|
||||||
RecByte_WR => RecByte_WR
|
RecByte_WR => RecByte_WR
|
||||||
);
|
);
|
||||||
U_0 : InterfaceMicroprocesseur
|
IntuP : InterfaceMicroprocesseur
|
||||||
PORT MAP (
|
PORT MAP (
|
||||||
CnD => CnD,
|
CnD => CnD,
|
||||||
EtatLu => EtatLu,
|
EtatLu => EtatLu,
|
||||||
@ -273,7 +273,7 @@ BEGIN
|
|||||||
SelAdr => SelAdr,
|
SelAdr => SelAdr,
|
||||||
D07 => D07
|
D07 => D07
|
||||||
);
|
);
|
||||||
U_3 : InternalState
|
IntState : InternalState
|
||||||
PORT MAP (
|
PORT MAP (
|
||||||
Errors_SET => Errors_SET,
|
Errors_SET => Errors_SET,
|
||||||
EtatLu_RST => EtatLu_RST,
|
EtatLu_RST => EtatLu_RST,
|
||||||
|
Loading…
x
Reference in New Issue
Block a user