Upload New File

sources_snake/Diviseur.vhd

@@ -0,0 +1,62 @@
+----------------------------------------------------------------------------------
+-- Company: 
+-- Engineer: 
+-- 
+-- Create Date: 23.11.2021 11:56:55
+-- Design Name: 
+-- Module Name: Diviseur - Behavioral
+-- Project Name: 
+-- Target Devices: 
+-- Tool Versions: 
+-- Description: 
+-- 
+-- Dependencies: 
+-- 
+-- Revision:
+-- Revision 0.01 - File Created
+-- Additional Comments:
+-- 
+----------------------------------------------------------------------------------
+
+
+library IEEE;
+use IEEE.STD_LOGIC_1164.ALL;
+
+-- Uncomment the following library declaration if using
+-- arithmetic functions with Signed or Unsigned values
+use IEEE.NUMERIC_STD.ALL;
+
+-- Uncomment the following library declaration if instantiating
+-- any Xilinx leaf cells in this code.
+--library UNISIM;
+--use UNISIM.VComponents.all;
+
+entity Diviseur is
+    generic (nbBits : integer:=8);
+    Port ( clk_in : in STD_LOGIC;
+           reset : in STD_LOGIC;
+           max : in unsigned (nbBits-1 downto 0);
+           clk_out : out STD_LOGIC);
+end Diviseur;
+
+architecture Behavioral of Diviseur is
+signal temp : unsigned (nbBits-1 downto 0);
+
+begin
+process(clk_in,reset)
+begin
+    if reset='0' then
+    temp<=(others=>'0');
+    elsif (clk_in'event and clk_in='1') then
+        temp <= temp+1;
+        if temp=max then
+            clk_out <= '1';
+            temp <= (others => '0');
+        else 
+            clk_out <= '0';
+        end if;
+    end if;
+end process;
+
+
+end Behavioral;